Free Webinar Explores a Dynamically Reconfigurable Hybrid Approach to Embedded Vision Processing

Concept-Graphic-for-Embedded-Vision-Alliance-Webcast-200x200

On November 13, 2019 at 10 am PT (1 pm ET), Renesas Electronics America's Greg Lara, Senior Product Marketing Manager in the Cognitive Products Department, within the company's Enterprise Infrastructure Business Division, will present a free one-hour webinar, "Renesas' Dynamically Reconfigurable Processor (DRP) Technology Enables a Hybrid Approach for Embedded Vision Solutions," organized by the Embedded Vision Alliance. Here's the description, from the event registration page:

Higher display resolutions, coupled with faster video frame rates, place greater demands on image processing system performance. The key challenge designers consequently face is how to achieve higher video processing performance within the size, power consumption, and thermal dissipation constraints imposed by the requirements of embedded systems. Traditional approaches for boosting performance, such as "throwing" more CPU cores at the problem or creating custom silicon to implement high-speed data path circuits, are not ideally suited for the rapidly evolving machine vision market.

Renesas' Dynamically Reconfigurable Processor (DRP) technology, built into select Arm® Cortex-based RZ Family MPUs, accelerates image processing algorithms with runtime-reconfigurable hardware that delivers the acceleration benefits of dedicated circuitry while avoiding the cost and power penalties associated with embedded FPGA-based approaches. The hybrid CPU/DRP architecture of the RZ/A2M MPU combines Renesas' proprietary DRP technology for fast pre-processing of image data and feature extraction, running alongside an Arm® Cortex®-A9 CPU for decision making, to deliver a unique hybrid approach for accelerating machine vision applications.

In this webinar, Renesas explains the DRP architecture and its operation, presents benchmarks and design examples demonstrating more than 10x the performance of traditional CPU-only solutions, and introduces resources for developing DRP-based embedded vision systems with the RZ/A2M MPU. Please join us to learn how DRP technology can help you solve your current and future embedded solution challenges. A question-and-answer session will follow the presentation.

To register for this free webinar, please see the event page. For more information, please email [email protected].

UPDATE: Now that the live webinar is over, see here for the on-demand archive.

Here you’ll find a wealth of practical technical insights and expert advice to help you bring AI and visual intelligence into your products without flying blind.

Contact

Address

Berkeley Design Technology, Inc.
PO Box #4446
Walnut Creek, CA 94596

Phone
Phone: +1 (925) 954-1411
Scroll to Top