May 2014 Embedded Vision Summit Technical Presentation: “Programming Novel Recognition Algorithms on Heterogeneous Architectures,” Kees Vissers, Xilinx

Kees Vissers, Distinguished Engineer at Xilinx, presents the "Programming Novel Recognition Algorithms on Heterogeneous Architectures" tutorial at the May 2014 Embedded Vision Summit.

The combination of heterogeneous systems, consisting of processors and FPGA, is a high-performance implementation platform for image and vision processing. One of the significant hurdles in leveraging the compute potential was the inherent low-level of programming with RTL for the FPGA part and connecting RTL blocks to processors. Novel complete software environments are now available that support algorithm development, programming exclusively in C/C++ and OpenCL.

Vissers shows examples of relevant novel vision and recognition algorithms for Zynq based devices, with a complete platform abstraction of any RTL design, High-Level Synthesis interconnect, or processor low level drivers. He also shows the outstanding system level performance and power consumption of a number of applications programmed on these devices.

Here you’ll find a wealth of practical technical insights and expert advice to help you bring AI and visual intelligence into your products without flying blind.

Contact

Address

Berkeley Design Technology, Inc.
PO Box #4446
Walnut Creek, CA 94596

Phone
Phone: +1 (925) 954-1411
Scroll to Top