Implementing an Image Signal Processing Pipeline using FPGAs
By José Alvarez Video Technology Engineering Director Xilinx Corporation José Alvarez, Video Technology Engineering Director at Xilinx Corporation, follows up his premier video in this tutorial series with the discussion of a flexible ISP (image signal processing) implementation using readily available dynamic processing blocks in an FPGA.
Implementing an Image Signal Processing Pipeline using FPGAs Read More +