Processors

MediaTek Unveils 5G-Integrated Dimensity 1000+ Chip for Smartphones

MediaTek, News, Processors /

Dimensity 1000+ packs 5G connectivity and gaming, video and power-saving technology enhancements for flagship-grade user experiences HSINCHU, Taiwan – May 7, 2020 – MediaTek today announced enhancements to its Dimensity 5G chipset family with the Dimensity 1000+, an enhanced 5G-integrated chip with a number of leading technologies and upgrades for gaming, video and power-efficiency. Dimensity 1000+ is based […]

MediaTek Unveils 5G-Integrated Dimensity 1000+ Chip for Smartphones Read More +

Training with Custom Pretrained Models Using the NVIDIA Transfer Learning Toolkit

Algorithms, Articles, NVIDIA, Processors, Software, Tools /

This article was originally published at NVIDIA’s website. It is reprinted here with the permission of NVIDIA. Supervised training of deep neural networks is now a common method of creating AI applications. To achieve accurate AI for your application, you generally need a very large dataset especially if you create… Training with Custom Pretrained Models

Training with Custom Pretrained Models Using the NVIDIA Transfer Learning Toolkit Read More +

Khronos Group Releases OpenCL 3.0

Algorithms, News, Processors, Software, Tools /

Provisional Specifications publicly available today for industry feedback Enhanced deployment flexibility sets stage for new pervasively available core functionality IWOCL – April 27, 2020 – 6:00 AM GMT – Today, The Khronos® Group, an open consortium of industry-leading companies creating advanced interoperability standards, publicly releases the OpenCL™ 3.0 Provisional Specifications. OpenCL 3.0 realigns the OpenCL

Khronos Group Releases OpenCL 3.0 Read More +

Codeplay Implements MKL-BLAS for NVIDIA GPUs Using SYCL and DPC++

Algorithms, Blog Posts, Codeplay Software, Processors, Software, Tools /

This blog post was originally published at Codeplay Software’s website. It is reprinted here with the permission of Codeplay Software. Software developers are looking more than ever at how they can accelerate their applications without having to write optimized processor specific code. SYCL is the industry standard for C++ acceleration, giving developers a platform to

Codeplay Implements MKL-BLAS for NVIDIA GPUs Using SYCL and DPC++ Read More +

Chips&Media Now Reveals c.WAVE120 – New Generation of Super-Resolution HW IP

Chips&Media, News, Processors /

Deep learning-based neural network SR IP Capable of processing 8K 60fps output images at 550MHz High performance and low power consumption SEOUL, April 23rd, 2020 – Chips&Media, the leading global hardware IP provider, today announced the launch of c.WAVE120, which is a deep learning-based neural network, super-resolution IP that upscales the low-resolution data into high-resolution

Chips&Media Now Reveals c.WAVE120 – New Generation of Super-Resolution HW IP Read More +

Speeding Up Deep Learning Inference Using TensorRT

Algorithms, Articles, NVIDIA, Processors, Software, Tools /

This article was originally published at NVIDIA’s website. It is reprinted here with the permission of NVIDIA. This is an updated version of How to Speed Up Deep Learning Inference Using TensorRT. This version starts from a PyTorch model instead of the ONNX model, upgrades the sample application to use TensorRT 7, and replaces the

Speeding Up Deep Learning Inference Using TensorRT Read More +

Accelerating WinML and NVIDIA Tensor Cores

Algorithms, Articles, NVIDIA, Processors, Software, Tools /

This article was originally published at NVIDIA’s website. It is reprinted here with the permission of NVIDIA. Every year, clever researchers introduce ever more complex and interesting deep learning models to the world. There is of course a big difference between a model that works as a nice demo in isolation and a model that

Accelerating WinML and NVIDIA Tensor Cores Read More +

CEVA Announces Industry’s First High Performance Sensor Hub DSP Architecture

Ceva, News, Processors, Sensors and Cameras /

SensPro™ family serves as hub for processing and fusing of data from multiple sensors including camera, Radar, LiDAR, Time-of-Flight, microphones and inertial measurement units Highly-configurable and self-contained architecture brings together scalar and parallel processing for floating point and integer data types, as well as deep learning training and inferencing MOUNTAIN VIEW, Calif., – April 7,

CEVA Announces Industry’s First High Performance Sensor Hub DSP Architecture Read More +

BrainChip Introduces Company’s Event-Based Neural-Network IP and NSoC Device at Linley Processor Virtual Conference

BrainChip, News, Processors /

AKD1000 is the first event-based processor for Edge AI with ultra-low power consumption and continuous learning APRIL 2, 2020–SAN FRANCISCO–(BUSINESS WIRE)– BrainChip Holdings Ltd. (ASX: BRN), a leading provider of ultra-low power, high performance edge AI technology, today announced that it will be introducing its AKD1000 to audiences at the Linley Fall Processor Virtual Conference

BrainChip Introduces Company’s Event-Based Neural-Network IP and NSoC Device at Linley Processor Virtual Conference Read More +

Speeding Up Deep Learning Inference Using TensorFlow, ONNX, and TensorRT

Algorithms, Articles, Automotive, NVIDIA, Processors, Software, Tools /

This article was originally published at NVIDIA’s website. It is reprinted here with the permission of NVIDIA. Starting with TensorRT 7.0,  the Universal Framework Format (UFF) is being deprecated. In this post, you learn how to deploy TensorFlow trained deep learning models using the new TensorFlow-ONNX-TensorRT workflow. Figure 1 shows the high-level workflow of TensorRT.

Speeding Up Deep Learning Inference Using TensorFlow, ONNX, and TensorRT Read More +

Here you’ll find a wealth of practical technical insights and expert advice to help you bring AI and visual intelligence into your products without flying blind.

Pages

Topics

Contact

Address

Berkeley Design Technology, Inc.
PO Box #4446
Walnut Creek, CA 94596

Phone
Phone: +1 (925) 954-1411
Scroll to Top